


Layer Stack Legend



Total thickness: 1.401mm

Transmission Line Structure Table

Target Impedance	Trace layer	Trace Width	Gap	Reference layers	Target Tolerance
50	L1_Top	0.114mm		L2_GND	10%
90	L1_Top	0.127mm	0.229mm	L2_GND	10%
100	L1_Top	0.091mm	0.157mm	L2_GND	10%
90	L3_SIG	0.084mm	0.152mm	L2_GND,L4_PWR	10%
100	L3_SIG	0.071mm	0.203mm	L2_GND,L4_PWR	10%
50	L8_Bottom	0.114mm		L7_GND	10%
90	L8_Bottom	0.127mm	0.229mm	L7_GND	10%
100	L8_Bottom	0.091mm	0.157mm	L7_GND	10%

www.renesas.com
© 2025
Renesas Electronics

Title: EK-RA8D2

Document Number: d019762_07_S01Variant: [No Variations]


Sheet: PCB_Tech_SpecVersion: 0301Size: A4

Date: 11.06.2025Time: 12:31Page: 1 of 3Product Issue: mp


Drill Drawing View

Drill Table

Symbol	Count	Hole Size	Plated	Hole Tolerance
●	6	3.30mm	Non-Plated	
⊠	2	3.22mm	Non-Plated	
☆	13	0.15mm	Plated	
◇	28	0.80mm	Plated	
⊞	16	1.02mm	Plated	
⊕	2	0.60mm	Non-Plated	
*	52	0.85mm	Plated	
⋄	6	0.65mm	Non-Plated	
△	12	0.50mm	Plated	
▽	133	1.10mm	Plated	
×	5	0.93mm	Plated	
□	2	1.45mm	Non-Plated	
○	1336	0.20mm	Plated	
•	1328	0.10mm	Plated	



PCB Outline



			www.renesas.com © 2025 Renesas Electronics	
Title: EK-RA8D2				
Document Number: d019762_07_s01			Variant: [No Variations]	
Sheet: PCB_Tech_Spec			Version: 0301	Size: A4
Date: 11.06.2025 Time: 12:31		Page: 3 of 3	Product Issue: mp	